Казанский (Приволжский) федеральный университет, КФУ
КАЗАНСКИЙ
ФЕДЕРАЛЬНЫЙ УНИВЕРСИТЕТ
 
A CONFIGURABLE IP CORE FOR CALCULATING THE INTEGER SQUARE ROOT FOR SERIAL AND PARALLEL IMPLEMENTATIONS IN FPGA
Форма представленияСтатьи в зарубежных журналах и сборниках
Год публикации2022
Языканглийский
  • Мосин Сергей Геннадьевич, автор
  • Библиографическое описание на языке оригинала Matyukha V, Voloshchuk S, Mosin S., A Configurable IP Core for Calculating the Integer Square Root for Serial and Parallel Implementations in FPGA//Electronics (Switzerland). - 2022. - Vol.11, Is.15. - Art. №2335.
    Аннотация The development of digital technologies is in many ways associated with an improvement of integrated technologies, microelectronic components, and the capabilities of hardware accelera-tion of the most computationally complex operations. Field-programmable gate arrays (FPGAs) are actively used for prototyping or the small-scale production of special purpose digital signal processing (DSP) devices. The implementation of DSP algorithms is variative in nature and affects important indicators of a produced device, such as the accuracy of the numerical solution, per-formance, structural/functional complexity, etc. The architectural features of the FPGA can be used for choosing an effective DSP algorithm in the form of solving the multicriteria discrete optimi-zation problem. This paper analyzes and selects an effective algorithm for calculating the integer square root, which is one of the most frequently used digital signal processing operations. A behavioral model based on a non-restoring algorithm is presented. The SystemVerilog description of the module for calculating the square root, presented in the form of a universal configurable IP core, has been developed and synthesized. The configuration allows one to change the width of the input data bus and select the serial or parallel processing mode for scalar or vector data. The results of testing and comparison of the obtained characteristics with the corresponding Xilinx Cordic IP core are presented. The field test of the proposed IP core implemented in the Xilinx FPGA SOC xc7z045ffg900-2 has demonstrated the gain in the maximum system frequency at 174 MHz in the sequential mode with a 48-bit input bus and 169 MHz in the pipelined mode at a reduction of both the structural complexity and the number of used FPGA internal resources in comparison with the Xilinx Cordic IP core.
    Ключевые слова integer square root, non-restoring algorithm, FPGA design, pipelined data processing
    Название журнала Electronics (Switzerland)
    URL https://www.scopus.com/inward/record.uri?eid=2-s2.0-85136799090&doi=10.3390%2felectronics11152335&partnerID=40&md5=1a3ede97935ba9a5ea4b249bc9a02784
    Пожалуйста, используйте этот идентификатор, чтобы цитировать или ссылаться на эту карточку https://repository.kpfu.ru/?p_id=270395

    Полная запись метаданных